	(FILE 'USP	TA	' ENTERED AT 15:45:34 ON 18 NOV 1997)
L1	21482	S	MEMORY DEVICE
L2	9892	S	OPERATION MODE
L3	1012	S	L1 AND L2
L4	6083	S	SELECTION CIRCUIT
L5	120	S	L3 AND L4
L6	64	S	PREDETERMINED OPERATION MODE
L7	2	S	L5 AND L6
L8	23	S	L3 AND L6
L9	119856	S	CONTROL CIRCUIT
L10	30	S	L9 AND L6
L11	4	S	L10 AND L4
L12	138	S	CORE CIRCUIT
L13	2	S	L12 AND L3
L14	5	S	L8 AND 365/233/CCLS
			•



=> s memory device 210458 MEMORY 945193 DEVICE L5 21482 MEMORY DEVICE (MEMORY (W) DEVICE) => s operation mode 1264033 OPERATION 403350 MODE 9892 OPERATION MODE L6 (OPERATION (W) MODE) => s mode register 403350 MODE 126436 REGISTER 1297 MODE REGISTER (MODE (W) REGISTER) => s 15 and 16 1012 L5 AND L6 1.8 => s 18 and 17 36 L8 AND L7 L9 => s predetermined operation mode 704262 PREDETERMINED 1264033 OPERATION 403350 MODE 64 PREDETERMINED OPERATION MODE L10 (PREDETERMINED (W) OPERATION (W) MODE) => s 19 and 110 L11 2 L9 AND L10 => d 1-1. 5,471,430, Nov. 28, 1995, Test circuit for refresh counter of clock al., 365/222, 230.03, 233 : IMAGE AVAILABLE: 5,384,745, Jan. 24, 1995, Synchronous semiconductor memory

synchronous type semiconductor memory device; Seiji Sawada, et

device; Yasuhiro Konishi, et al., 365/230.03, 193, 221, 233 : IMAGE AVAILABLE:

=> s latency decoder

4983 LATENCY

56556 DECODER

5 LATENCY DECODER L12

(LATENCY (W) DECODER)

=> s 112 and 110

L13 1 L12 AND L10

=> d 1-

1. 5,384,745, Jan. 24, 1995, Synchronous semiconductor memory device; Yasuhiro Konishi, et al., 365/230.03, 193, 221, 233 :IMAGE AVAILABLE: